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Ultra-fast FPGA digitizer board for ANKA 
Summary and Outlook: 
• Measurements using 1st prototype of FPGA board successful  
• Open up new possibilities in the CSR diagnostics 
• Test beam with the 4-channel board scheduled for October 2013 
• Final aim: studies of correlations on the bursting pattern and  
interactions of very short pulses in the synchrotron storage rings 
Fast detector systems with picosecond time resolution 
•   joint development of 
      IMS (Karlsruhe) & DLR (Berlin) 
•   SC niobium nitride detector 
•   response time < 165 ps 
•   spectral range 150 GHz - 1.5 THz 
•   study of single and multiple 
      bunches 
• Yttrium-Barium-Copper-Oxid detector 
• based on: YBa2Cu3O7-δ high-T SC 
• response time: down to 1 ps 
• spectral range: depends on antenna 
P. Thoma et al., Appl. Phys. Lett. 101, 2012 
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Hardware: 1st prototype (one channel sampling board) 
The first prototype contains a single 
sampling channel operating at 500 MS/s. 
The track-and-hold amplifier receives the 
analog pulse and acquires one sample 
in the peaking time region of each THz 
pulse (resp. CSR bunch emission).  
• simultaneous monitoring of all 184 buckets 
• turn-by-turn acquisition 
• continuous acquisition up to ~3⋅105 turns 
• fixed reference bucket for all measurements 
• online analysis on FPGA/GPU 
• control system Graphic User Interface 
• Real-time data analysis 
Design goals 
Four sampling channels board 
turn 1 turn 2 turn 3 turn 4 ... 
184 peak values per turn 
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on FPGA fit 
on FPGA analysis: 
• peak value, jitter 
• pulse width 
tunable sampling distance 
12 - 100 ps 
The time characterization has been 
achieved by a sequential equivalent time 
sampling method where one sample per 
pulse is taken after a very short but well 
defined delay. 
First results at the ANKA 
2 nsec 
184 bunches 






ANKA CSR measured with one channel 
sampling board & YBCO detector 
This shows the typical filling pattern of 
the ANKA storage ring, consisting of 
three trains separated by a several ns 
gap. The prototype system is able to 
resolve single bunch fluctuation in a 
multi-bunch filling pattern.  
At the synchrotron light source, ANKA, up to 
184 RF buckets can be filled with electrons 
with the distance between two adjacent 
buckets of 2 ns corresponding to the 500 












. Diff. CPW trans. line 
Analog & RF GND 
Analog P/S 




CPW trans. line 
1. A clean jitter phase locked loop (PLL) used to generate a clock signal with high temporal accuracy. 
2. Clock is distributed to the picoseconds delay chips by a low skew and jitter clock fanout. 
3. The track-and-holds receive a time controlled sampling signals synchronized with the ANKA RF-clock (resp. 
bunches time distribution).  
4. Each delay chip is individually programmable from 3 to 100 ps.  
5. 12 bits ADC resolution 
A high data throughput readout based on a bus master DMA architecture connected to PCI 
Express. Data throughput of up 4 GByte/s. 
TWEPP 2013 - Topical Workshop on Electronics for Particle Physics Perugia, Italy, September 23-27, 2013 
PCIe connection High data throughput  
board (Virtex 6 FPGA) 
Pulse sampling board 
Sampling channel 
ANKA RF clock 
ANKA revolution clock 
Diff. Stripline 
 Trans. line 
RF filters Track-and-hold 
psec  
delay chip 
Fast ADC (500MS/s) 
PCB made by ROGER 4003 
laminate for microwave/RF 
applications  
• Separation of analog and digital grounds 
• Ad-hoc RF filters located closer to critical 
components 
• Via fences and guard ring techniques have been 
employed in the PCB layout in order to reduce the 
cross-talk, electromagnetic interference (EMI), etc. 
Layout techniques ..  
CPW transmission line 
Via fences 
Dynamic range ± 800mV 
Incoming pulse frequency 500 MHz 
Minimum sampling time 3 ps  
Number of samples (per pulse) 4 
Total RMS period jitter < 1.7 ps 
Noise RMS 2 mV 
Board performances .. 
10 layer metals 
The HEB detector system YBCO-THz Detector System 
Due to limited 
bandwidth 
M. Caselle et al., proceeding of 4th International Particle 
Accelerator Conference, 12-17 May. WEOBB202 
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